Publisher
Springer Berlin Heidelberg
Reference7 articles.
1. Banks, J., Gerstein, D., Searles, S.P.: Modeling process, validation, and verification of complex simulations: A survey. S.C.S Methodology and Validation, simulation series 19(1), 13–18 (1988)
2. Concepcion, Zeigler, B.P.: DEVS formalism: a framework for hierarchical model development. IEEE Trans. Software Eng. 14(2), 228–241 (1988)
3. Chan, W.Y.L., Vuong, C.T., Otp, M.R.: An improved protocol test generation procedure based on UIOS. ACM SIGCOMM Comp. Commun. Review, Symposium proc. communi. arch. & protocols 19, 283–294 (1989)
4. Dahbura, A.T., Sabnani, K.K., Ümit Uyar, M.: Formal nethods for generating protocol conformance test sequences. Proc. of the IEEE 78, 1317–1325 (1990)
5. Lee, D., Yannakakis, M.: Principles and methods of testing finite state machines- A survey. Proc of the IEEE 84, 1090–1123 (1996)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献