Author:
Elamkulam Janees,Glazberg Ziv,Rabinovitz Ishai,Kowlali Gururaja,Gupta Satish Chandra,Kohli Sandeep,Dattathrani Sai,Macia Claudio Paniagua
Publisher
Springer Berlin Heidelberg
Reference42 articles.
1. Alur, R., Yannakakis, M.: Model checking of hierarchical state machines. ACM Transactions on Programming Languages and Systems 23(3), 273–303 (2001),
http://doi.acm.org/10.1145/503502.503503
2. Lecture Notes in Computer Science;S. Barner,2005
3. Beato, M.E., et al.: UML automatic verification tool with formal methods. Electronic Notes in Theoretical Computer Science 127(4), 3–16 (2005),
http://dx.doi.org/10.1016/j.entcs.2004.10.024
4. Beer, I., et al.: RuleBase: an industry-oriented formal verification tool. In: Proc. of the 33rd Design Automation Conference, pp. 655–660 (1996),
http://doi.acm.org/10.1145/240518.240642
5. Bellini, P., Mattonlini, R., Nesi, P.: Temporal logics for real-time system specification. ACM Computing Surveys 32(1), 12–42 (2000),
http://doi.acm.org/10.1145/349194.349197
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A systematic literature review on counterexample explanation;Information and Software Technology;2022-05
2. Semi-Formal Modeling of Multi-technological Systems I: UML;Technical Safety, Reliability and Resilience;2021
3. PSL: Beyond Hardware Verification;Next Generation Design and Verification Methodologies for Distributed Embedded Control Systems;2007