1. Becker, J., Huebner, M., Ullmann, M.: Real-Time Dynamically Run-Time Reconfiguration for Power-/Cost-optimized Virtex FPGA Realizations. In: Proceedings of the IFIP International Conference on Very Large Scale Integration (VLSI-SoC), Darmstadt, Germany, December 1-3, pp. 129–134 (2003)
2. Becker, J., Hübner, M., Ullmann, M.: Power Estimation and Power Measurement of Xilinx Virtex FPGAs: Trade-offs and Limitations. In: 16th Symposium on Integrated Circuit Design and System Design (SBCCI 2003), Sao Paulo, BRAZIL (September 2003)
3. Blodget, B., McMillan, S., Lysaght, P.: A Lightweight Approach for Embedded Reconfiguration of FPGAs. In: Design, Automation and Test in Europe Conference and Exhibition, Munich, March 3-7, pp. 399–400 (2003)
4. Horta, E.L., Lockwood, J.W., Taylor, D.E., Parlour, D.: Applications of reconfigurable computing: Dynamic hardware plugins in an FPGA with partial run-time reconfiguration. In: Proceedings of the 39th conference on Design automation, New Orleans, pp. 343–348 (June 2002)
5. Hübner, M., Ullmann, M., Weissel, F., Becker, J.: Real-time Configuration Code Decompression for Dynamic FPGA Self-Reconfiguration. In: Proceedings of the 11th Reconfigurable Architectures Workshop (RAW/IPDPS) 2004, Santa Fé, New Mexico, USA (April 2004)