Publisher
Springer Berlin Heidelberg
Reference24 articles.
1. Betz, V., Rose, J.: VPR: A New Packing, Placement and Routing Tool for FPGA Research. In: International Workshop on Field Programmable Logic and Application, pp. 213–222 (1997)
2. Betz, V.: Architecture and CAD for Speed and Area Optimization of FPGAs. Ph. D. Dissertation, University of Toronto (1998)
3. Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs, February 1999. Kluwer Academic Publishers, Dordrecht (1999)
4. Bozorgzadeh, E., Ogrenci, S., Sarrafzadeh, M.: Routability-Driven Packing for Cluster-Based FPGAs. ASPDAC, Yokohama, Japan (2001)
5. Caldwell, A.E., Kahng, A.B., Markov, I.L.: Can Recursive Bisection Alone Produce Routable Placements? In: ACM/IEEE Design Automation Conference, pp. 477–482 (2000)
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Detailed Placement for Dedicated LUT-Level FPGA Interconnect;ACM Transactions on Reconfigurable Technology and Systems;2022-12-09
2. VTR 8;ACM Transactions on Reconfigurable Technology and Systems;2020-06-30
3. FPGA Synthesis and Physical Design;Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology;2016-04-14
4. Statistical placement for FPGAs considering process variation;IET Computers & Digital Techniques;2007