1. Montanaro, J., et al.: A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor. Digital Technical Journal 9(1), 49–62 (1997)
2. Geiger, M.J., McKee, S.A., Tyson, G.S.: Drowsy Region-Based Caches: Minimizing Both Dynamic and Static Power Dissipation. In: Proc. ACM International Conference on Computing Frontiers, May, pp. 378–384. ACM Press, New York (2005)
3. Lee, H.S., Tyson, G.S.: Region-Based Caching: An Energy-Delay Efficient Memory Architecture for Embedded Processors. In: Proc. International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, November, pp. 120–127 (2000)
4. Lee, H-H.S.: Improving Energy and Performance of Data Cache Architectures by Exploiting Memory Reference Characteristics. Doctoral thesis, The University of Michigan (2001)
5. Flautner, K., Kim, N.S., Martin, S., Blaauw, D., Mudge, T.: Drowsy Caches: Simple Techniques for Reducing Leakage Power. In: Proc. 29th International Symposium on Computer Architecture, May, pp. 147–157 (2002)