Author:
Dongarra Jack,Moore Shirley,Mucci Philip,Seymour Keith,You Haihang
Publisher
Springer Berlin Heidelberg
Reference11 articles.
1. Intel Itanium 2 Processor Reference Manual (April 2003),
http://developer.intel.com/
2. Bilmes, J., Asanovic, K., Chin, C.-W., Demmel, J.: Optimizing matrix multiply using PhiPAC: a portable high-performance ANSI C coding methodology. In: Proc. International Conference on Supercomputing, Vienna, Austria (1997)
3. Browne, S., Dongarra, J., Garner, N., Ho, G., Mucci, P.: A portable programming interface for performance evaluation on modern processors. International Journal of High Performance Computing Applications 14(3), 189–204 (2000)
4. Chilimbi, T.M., Hill, M.D., Larus, J.D.: Cache-conscious structure layout. In: Proc. 1999 ACM SIGPLAN Conference on Programming Languages and Implementation (PLDI), pp. 1–12 (1999)
5. Jalby, W., Lemuet, C.: Exploring and optimizing Itanium2 cache performance for scientific computing. In: Proc. 2nd Workshop on EPIC Architectures and Compiler Technology, Istanbul, Turkey (November 2002)
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. uops.info;Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems;2019-04-04
2. Counter Inspection Toolkit: Making Sense Out of Hardware Performance Events;Tools for High Performance Computing 2017;2019
3. Efficient Characterization of Hidden Processor Memory Hierarchies;Lecture Notes in Computer Science;2018
4. Memory aware load balance strategy on a parallel branch-and-bound application;Concurrency and Computation: Practice and Experience;2014-04-16
5. BlackjackBench;ACM SIGMETRICS Performance Evaluation Review;2012-10-08