1. Al-Twaijry, H., Aloqeely, M.: An algorithmic approach to building datapath multipliers using (3,2) counters. In: IEEE Computer Society Workshop on VLSI. IEEE Press, Los Alamitos (April 2000)
2. Berg, C., Jacobi, C., Kroening, D.: Formal verification of a basic circuits library. In: IASTED International Conference on Applied Informatics. ACTA Press (2001)
3. Brock, B., Hunt Jr., W.A.: The DUAL-EVAL Hardware Description Language and Its Use in the Formal Specification and Verification of the FM9001 Microprocessor. Formal Methods in System Design 11(1) (1997)
4. Claessen, K., Sheeran, M.: A Tutorial on Lava: A Hardware Description and Verification System (April 2000),
http://www.cs.chalmers.se/~koen/Lava/tutorial.ps
5. Dadda, L.: Some Schemes for Parallel Adders. Acta Frequenza 34(5) (May 1965)