1. Anastasakis, D., Damiano, R., Ma, H.T., Stanion, T.: A practical and efficient method for compare-point matching. In: Proceedings of the Design Automation Conference, New Orleans, LA, June 2002, pp. 305–310 (2002)
2. Berman, C.L., Trevillyan, L.H.: Functional comparison of logic designs for VLSI circuits. In: Proceedings of the International Conference on Computer-Aided Design, Santa Clara, CA, November 1989, pp. 456–459 (1989)
3. Bern, J., Meinel, C., Slobodova, A.: Global rebuilding of obdd’s avoiding memory requirement maxima. IEEE Transactions on CAD 15(1), 131–134 (1996)
4. Blum, M., Chandra, A., Wegman, M.: Equivalence of free boolean graphs can be decided probabilistically in polynomial time. Information Processing Letters 10(2), 80–82 (1980)
5. Brand, D.: Verification of large synthesized designs. In: Proceedings of the International Conference on Computer-Aided Design, Santa Clara, CA, November 1993, pp. 534–537 (1993)