Publisher
Springer Berlin Heidelberg
Reference14 articles.
1. P. Bose, “A Novel Technique for Efficient Implementation of a Classical Logic/Fault Simulation Problem,” IEEE Trans. on Computers, Vol. 37, pp.1569–1577, December 1984.
2. A. Cruz and R. Reilova, “A Hardware Performance Analysis for a CAD Tool for PLA Testing, ” 39th Midwest Symposium on Circuits and Systems, 1997.
3. A. Cruz and S. Mukherjee, “PLAGA: A Highly Parallelizable Genetic Algorithm for Programmable Logic Arrays Test Pattern Generation,” Congress on Evolutionary Computation, Vol. 2, July 6–9, 1999.
4. R. S. Wei and Sangiovanni-Vicentelli, “PLAtypus: A PLA Test Generation Tool.” Trans. on Computer Aided Design, Vol. CAD-5, October 1986.
5. P. Bose, “Generation of Minimal and Near-Minimal Test Set for Programmable Logic Arrays,” International Conference on Computers, December 1984.