Author:
Qi Zi-Chu,Liu Hui,Li Xiang-Ku,Hu Wei-Wu
Publisher
Springer Science and Business Media LLC
Subject
Computational Theory and Mathematics,Computer Science Applications,Hardware and Architecture,Theoretical Computer Science,Software
Reference19 articles.
1. Hu W, Gao X, Chen Y et al. Micro-architecture of Godson-3 multi-core processor. In 20th Hot Chips, Stanford, USA, Aug. 24–26, 2008, Slides.
2. Hu W, Wang J, Gao X et al. Godson-3: Scalable multicore RISC Processor with x86 emulation. IEEE Micro, 2009, 29(2): 17–27.
3. Hu W, Shi W, Tang Z. JIAJIA: An SVM system based on a new cache coherence protocol. In Proc. the High-Performance Computing and Networking Europe (HPCN 1999), Amsterdam, The Netherland, Apr. 12–14, 1999, pp.463–472.
4. Liu H, Li H, Hu Y et al. A scan-based delay test method for reduction of overtesting. In Proc. the 4th IEEE International Symposium on Electronic Design, Test & Applications, Hong Kong, China, Jan. 23–25, 2008, pp.521–526,
5. Saxena J, Butler K M, Jayaram V B et al. A case study of IR-drop in structured at-speed testing. In Proc. IEEE International Test Conference, Charlotte, USA, Sept. 28-Oct. 3, 2003, pp. 1098–1104.