Author:
Hu Wei-Wu,Hou Rui,Xiao Jun-Hua,Zhang Long-Bin
Publisher
Springer Science and Business Media LLC
Subject
Computational Theory and Mathematics,Computer Science Applications,Hardware and Architecture,Theoretical Computer Science,Software
Reference57 articles.
1. Divid Patterson, John Hennessy. Computer Architecture: A Quantitative Approach (the third edition). Elsevier Science Pte Ltd. 2003.
2. International Technology Roadmap for Semiconductors, 2005. http://public.itrs.net/ .
3. Matzke D. Will physical scalability sabotage performance gains? Computer, Sept. 1997, 30(9): 37–39.
4. Hrishikesh M S et al. The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays. In Proc. the 29th ISCA, IEEE CS Press, Anchorage, Alaska, 2002, pp. 14–24.
5. Kessler R. The Alpha 21264 microprocessor. IEEE Micro, March/April 1999, 19: 2436.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A Study of the Memory Wall within the Jacobi Iteration Method;2012 IEEE 14th International Conference on High Performance Computing and Communication & 2012 IEEE 9th International Conference on Embedded Software and Systems;2012-06
2. Effcient Handling of Lock Hand-off in DSM Multiprocessors with Buffering Coherence Controllers;Journal of Computer Science and Technology;2012-01
3. Partitioning the Conventional DBT System for Multiprocessors;J COMPUT SCI TECH-CH;2011
4. The Godson Processors: Its Research, Development, and Contributions;J COMPUT SCI TECH-CH;2011
5. How to Optimize the Cryptographic Symmetric Primitives on Loongson-2E Microprocessor;22nd International Conference on Advanced Information Networking and Applications - Workshops (aina workshops 2008);2008