Author:
Ren Hong-Guang,Wang Zhi-Ying,Edwards Doug
Publisher
Springer Science and Business Media LLC
Subject
Computational Theory and Mathematics,Computer Science Applications,Hardware and Architecture,Theoretical Computer Science,Software
Reference25 articles.
1. Edwards D, Bardsley A. Balsa: An asynchronous hardware synthesis language. The Computer Journal, 2002, 45(1): 12-18.
2. van Berkel K. Handshake Circuits: An Asynchronous Architecture for VLSI Programming. 1st edition, Cambridge University Press, 1993.
3. Brunvand E, Sproull R F. Translating concurrent programs into delay-insensitive circuits. In Proc. the 7th International Conference on Computer-Aided Design, Santa Clara, USA, November 5–9, 1989, pp.262-265.
4. Queille J P, Sifakis J. Specification and verification of concurrent systems in CESAR. In Proc. the 5th International Symposium on Programming, Turin, Italy, April 6–8, 1982, pp.337-350.
5. Clarke E M, Emerson E A. Design and synthesis of synchronization skeletons using branching time temporal logic. Logics of Programs, 1982, 131(3): 52–71.