1. Abramovici, M., Breuer, M. A., & Friedman, A. D. (1990). Digital Systems Testing and Testable Design. IEEE Press.
2. Agrawal, V. D., & Agrawal, P. (1972). An automatic test generation system for ILLIAC IV logic boards. IEEE Trans. Comput. C-21(9): 1015–1017.
3. Azevedo, F. (2003). Constraint Solving over Multi-valued Logics—Application to Digital Circuits. Frontiers of Artificial Intelligence and Applications Vol 91 (pp. xviii+204). ISBN: 1 58603 304 2. IOS Press.
4. Azevedo, F., & Barahona, P. (1998). Generation of test patterns for differential diagnosis of digital circuits (extended abstract). In Maher, M. & Puget, J.-F., eds., Proceedings of the 4th International Conference on Principles and Practice of Constraint Programming (CP’98), page 462. Springer.
5. Azevedo, F., & Barahona, P. (2000). Differentiating diagnostic theories through constraints over an eight-valued logic. In Horn, W., ed., Proceedings of the 14th European Conference on Artificial Intelligence (ECAI’2000), pages 73–77. Amsterdam:IOS Press.