1. Tiri, K., Akmal, M., Verbauwhede, I.: A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards. In: 28th European Solid-State Circuits Conference (ESSCIRC 2002), pp. 403–406 (September 2002)
2. Lecture Notes in Computer Science;F. Mace,2005
3. MacDonald, D.J.: A Balanced-Power Domino-Style Standard Cell Library for Fine-Grain Asynchronous Pipelined Design to Resist Differential Power Analysis Attacks. Master of Science Thesis, Boston University, Boston (2005), Availabe at: http://reliable.bu.edu/Pro-jects/MacDonald_thesis.pdf
4. Tiri, K., Verbauwhede, I.: A Logic Level Design Methodology for a Secure DPA Resis-tant ASIC or FPGA Implementation. In: Design, Automation and Test in Europe Conference (DATE 2004), pp. 246–251 (February 2004)
5. Jaffe, J., Kocher, P., Jun, B.: Hardware-level mitigation and DPA countermeasures for cryptographic devices. US Patent 6654884