1. Kogge, P.M., Sunaga, T., Retter, E., et al.: Combined DRAM and Logic Chip for Massively Parallel Applications. In: Proceedings of 16th IEEE Conference on Advanced Research in VLSI, Raleigh/NC (March 1995)
2. Wulf, W., McKee, S.: Hitting the memory wall: Implications and the obvious. ACM Computer Architecture News 13(1) (March 1995)
3. Lee, J., Solihin, Y., Torrellas, J.: Automatically Mapping Code on an Intelligent Memory Architecture. In: Proc. International Symposium on High-Performance Computer Architecture, pp. 121–132 (January 2001)
4. Boyle, P.A., et al.: QCDOC: A 10 Teraflops Computer for Tightly-Coupled Calculations. In: Proceedings of the 2004 ACM/IEEE Conference on Supercomputing, November 06-12 (2004);
5. Conference on High Performance Networking and Computing (November 2004)