Author:
Zhang Bei,Agrawal Vishwani D.
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference32 articles.
1. Beica R, Sharbono C, Ritzdorf T (2008) Through silicon via copper electrodeposition for 3D integration. In: Proceedings of 58th electronic components and technology conference (ECTC), pp 577–583
2. Bushnell ML, Agrawal VD (2000) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. Springer
3. Davis WR, Wilson J, Mick S, Xu J, Hua H, Mineo C, Sule AM, Steer M, Franzon PD (2005) Demystifying 3D ICs: the pros and cons of going vertical. IEEE Des Test Comput 22(6):498–510
4. De Nicoao G, Pasquinetti E, Miraglia G, Piccinini F (2003) Unsupervised spatial pattern classification of electrical failures in semiconductor manufacturing. In: Proceedings of artificial neural networks pattern recognition workshop, pp 125–131
5. Di Palma F, De Nicolao G, Miraglia G, Pasquinetti E, Piccinini F (2005) Unsupervised spatial pattern classification of electrical-wafer-sorting maps in semiconductor manufacturing. Pattern Recogn Lett 26(12):1857–1865
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Three-Stage Optimization of Pre-Bond Diagnosis of TSV Defects;Journal of Electronic Testing;2017-09-02
2. Diagnostic Tests for Pre-bond TSV Defects;2015 28th International Conference on VLSI Design;2015-01