High Speed Error Tolerant Adder for Multimedia Applications-Reference-Cited by-同舟云学术

High Speed Error Tolerant Adder for Multimedia Applications

Published:2017-08-26 Issue:5 Volume:33 Page:675-688
ISSN:0923-8174
Container-title:Journal of Electronic Testing
language:en
Short-container-title:J Electron Test

Author:

Geetha S.^ORCID,Amritvalli P.

Publisher

Springer Science and Business Media LLC

Subject

Electrical and Electronic Engineering

Link

http://link.springer.com/article/10.1007/s10836-017-5680-y/fulltext.html

Reference41 articles.

1. Adnan AN, Rizwan A, Damian D, Ronald FD (2015) Designing energy-efficient approximate adders using parallel genetic algorithms. Proc. SoutheastCon 1–7

2. Andrew B, Seokhyeong K (2012) Accuracy-configurable adder for approximate arithmetic designs. Proc 49th ACM/EDAC/IEEE Design Autom Conf. doi: 10.1145/2228360.2228509

3. Cong L, Jie H, Fabrizio L (2015) An analytical framework for evaluating the error characteristics of approximate adders. IEEE Trans Comput 64(5):1268–1281. doi: 10.1109/TC.2014.2317180

4. Darjn E, Gerardo C, Davide DC, Ettore N, Nicola P, Antonio GM (2016) Approximate adder with output correction for error tolerant applications and Gaussian distributed inputs. Proc IEEE Int Symp Circuits Sys:1970–1973. doi: 10.1109/ISCAS.2016.7538961

5. Garg B, Dutt S, Sharma GK (2016) Bit-width-aware constant-delay run-time accuracy programmable adder for error-resilient applications. Microelectron J 50:1–7

Cited by 16 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design and Evaluation of Low Power Error Tolerant Adder;2023 International Conference on Next Generation Electronics (NEleX);2023-12-14

2. Design and realization of area-efficient approximate multiplier structures for image processing applications;Microprocessors and Microsystems;2023-10

3. Design of 2-1 Multiplexer based high-speed, Two-Stage 90 nm Carry Select Adder for fast arithmetic units;Microprocessors and Microsystems;2023-06

4. Design of imprecise compressor applications based on Hazy-Multipliers;Journal of Intelligent & Fuzzy Systems;2023-05-04

5. A 90 nm area and power efficient Carry Select Adder using 2–1 multiplexer based Excess-1 block;Engineering Research Express;2023-03-01