Author:
Bhunia Swarup,Mahmoodi Hamid,Raychowdhury Arijit,Roy Kaushik
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference24 articles.
1. Bhunia S, Mahmoodi H, Ghosh D, Mukhopadhyay S, Roy K (2005) Low-power scan design using first-level supply gating. IEEE Trans Very Large Scale Integr Syst 13(3):384–395, Mar
2. Borkar S, et al (2003) Parameter variations and impact on circuits and microarchitecture. Design Automation Conference, pp 338–342
3. Bushnell ML, Agrawal VD (2000) Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits. Kluwer, Boston
4. Calhoun BH, Honore FA, Chandrakasan A (2003) Design methodology for fine-grained leakage control in MTCMOS. In: International symposium on low power electronics design, Seoul, pp 104–107, 25–27 August
5. Cheng K-T, Devadas S, Keutzer K (1991) A partial en- hanced scan approach to robust delay-fault test generation for sequential circuits. In: International test conference, Nashville, pp 403–410, 26–30 October
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献