1. Aghaee N, Peng Z, Eles P (2014) An efficient temperature-gradient based burn-in technique for 3D stacked ICs, in Proc. design, automation and test in Europe conference and exhibition (DATE), 1–4
2. Appello D, Bernardi P, Cagliesi R, Giancarlini M, Grosso M (2008) An innovative and low-cost industrial flow for reliability characterization of SoCs, in Proc. 13th European test symposium, Verbania, 140-145
3. Appello D, Bernardi P, Giacopelli G, Motta A, Pagani A, Pollaccia G, Rabbi C, Restifo M, Ruberg P, Sanchez E, Villa CM, Venini F (2017) A comprehensive methodology for stress procedures evaluation and comparison for burn-in of automotive SoC, in proc. Design Automation & Test in Europe, 2017. Lausanne, 646-649
4. Appello D, Bernardi P, Bugeja C, Cantoro R, Pollaccia G, Restifo M, Sanchez E, Venini F (in press) An optimized test during burn-in for automotive SoC. in IEEE Design & Test of computers
5. Bahukudumbi S, Chakrabarty K, Kacprowicz R (2008) Test scheduling for wafer-level test-during-burn-in of Core-based SoCs, in Proc. design, automation and test in Europe, 1103–1106