Author:
Hervé Marcos Barcellos,Moraes Marcelo,Almeida Pedro,Lubaszewski Marcelo,Kastensmidt Fernanda Lima,Cota Érika
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference17 articles.
1. Ahn J, Kang S (2006) Test scheduling of NoC-based SoCs using multiple test clocks. ETRI J 28(4):475–485
2. Amory AM et al (2005) A scalable test strategy for network-on-chip routers, IEEE International Test Conference, ITC
3. Cota E, Carro L, Lubaszewski M (2004) Reusing an on-chip network for the test of core-based systems. ACM Trans Design Autom Electron Syst TODAES 9(4):471–499
4. Cota E et al (2008) A high-fault-coverage approach for the test of data, control and handshake interconnects in mesh networks-on-chip. IEEE Trans Computers 57(9):1202–1215
5. Cuviello M, Dey S, Xiaoliang Bai, Yi Zhao (1999) Fault modeling and simulation for crosstalk in system-on-chip interconnects, IEEE/ACM International Conference on Computer-Aided Design, ICCAD. pp. 297–303
Cited by
22 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献