Author:
Lin Yu-Chiun,Huang Shi-Yu
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference27 articles.
1. M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital System Testing and Testable Design, Computer Science Press, 1990.
2. B. Arslan and A. Orailoglu, “Fault Dictionary Size Reduction Through Test Response Superposition,” Proc. of Int’l Conf. on Computer Design, Sept. 2002, pp. 480–485.
3. T. Bartenstein, D. Herberlin, L. Huisman, and D. Sliwinski, “Diagnosing Combinational Logic Design Using the Single Location At-A-Time (SLAT) Paradigm,” Proc. of Int’l Test Conf., 2001, pp. 287–296.
4. B. Boppana, R. Mukherjee, J. Jain, and M. Fujita, “Multiple Error Diagnosis Based On Xlists,” Proc. of Design Automation Conf., June 1999, pp. 100–110.
5. V. Boppana, I. Hartanto, and W.K. Fuchs, “Full Fault Dictionary Storage Based on Labeled Tree Encoding,” Proc. of VLSI Test Symposium, May 1996, pp. 174–179.