1. R.G. Bennetts, Design of Testable Logic Circuits, London: Addison-Wesley Publishing Company, 1984.
2. M.L. Bushnell and V.D. Agrawal, Essentials of Electronic Testing, Boston Dordrecht London: Kluwer Academic Publishers, 2000.
3. C.-H. Chen, T. Karnik, and D.G. Saab, ?Structural and Behavioral Synthesis for Testability Techniques?, IEEE Trans. on CAD, vol. 13 no. 6, pp. 777?785, 1994.
4. F. Corno, P. Prinetto, and M. Sonza Reorda, ?BELTÀ: A Tool for Handling Testability at the System Level?, IEEE European Test Workshop, May 1996.
5. M.L. Flottes, R. Pires, and B. Rouzeyre, ?Analyzing Testability from Behavioral to RT Level?, in Proc. European Design & Test Conf., 1997, pp. 159?165.