1. (2002) Dual Threshold delay measurement/scaling scheme to avoid negative and non-monotonic delay parameters in timing analysis/characterization of circuit blocks, D. Maheshwari, Unites States patent US 6405353 B1. Available: www.google.com/patents/US6405353
2. Auvergne D, Azemard N, Deschacht D, Robert M (1990) Input waveform slope effects in CMOS delays, IEEE J Solid-State Circ 25(6):1588–1590
3. Bhasker J, Chadha R (2009) Static timing analysis for nanometer designs a practical approach, Springer
4. Calhoun BH (2012) Design principles for digital CMOS integrated circuits”, University of Virginia, ntsPress, section 3.4.2
5. Chandramouli V, Sakallah KA (1997) Selection of voltage thresholds for delay measurement. Analog Integrated Circuits and Signal Processing 14(1–2):9–28