Author:
Chen Qingyu,Chen Li,Wang Haibin,Wu Longsheng,Li Yuanqing,Zhao Xing,Chen Mo
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference39 articles.
1. (1998) The SPARC Architecture Manual Version 8. SPARC International Inc., Campbell, pp. 141–143
2. (2004) Distributed processor memory module and method, by Klein D. A. and Kirsch G. Patent Number 6,785,780
3. Allen GR, Edmonds L, Tseng CW, Swift G, Carmichael C (2010) Single-event upset (SEU) results of embedded error detect and correctenabled block random access memory (BlockRAM) within theXilinx XQR5VFX130. IEEE Trans Nucl Sci 57(6):3426–3431, pt. 1
4. Asadi G-H, Sridharan V, Tahoori M, Kaeli D (2005) Balancing performanceand reliability in the memory hierarchy. In: Proc. IEEE Int. Symp. Performance Analysis of Systems and Software (ISPASS ‘05)
5. Baeg S, Wen S, Wong R (2009) SRAM interleaving distance selectionwith a soft error failure model. IEEE Trans Nucl Sci 56(4):2111–2118
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献