1. Ababei C, Selvakkumaran N, Bazargan K, Karypis G (2002) Multi-objective circuit partitioning for cutsize and path-based delay minimization. In: Proceedings of international conference on CAD, pp 181–185
2. Abdulrazzaq NM, Gupta SK (2003) Path-delay fault simulation for circuits with large numbers of paths for very large test sets. In: Proceedings of VLSI test symposium, pp 186–193
3. Abramovici M, Menon P, Miller DT (1984) Critical path tracing: an alternative to fault simulation. IEEE Des Test Comput 1(1):83–93
4. Aloul FA, Markov IL, Sakallah KA (2004) Mince: a static global variable-ordering heuristic for SAT search and BDD manipulation. J UCS 10(12):1562–1596
5. Bollig B, Wegener I (1996) Improving the variable ordering of OBDDs is NP-complete. IEEE Trans Comput 45(9):993–1002