Author:
Rastogi Ashesh,Ganeshpure Kunal P.,Sanyal Alodeep,Kundu Sandip
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference28 articles.
1. Aloul FA, Hassoun S, Sakallah KA, Blaauw D (2002) Robust SAT-based search algorithm for leakage power reduction. In: Proc Power and Timing Modeling, Optimization and Simulation (PATMOS), pp 167–177
2. ASIC Standard Cell Library Design by Graham Petley, http://www.vlsitechnology.org
3. Bobba S, Hajj IN (1999) Maximum leakage power estimation for CMOS circuits. IEEE Alessandro Volta Memorial Workshop on Low-Power Design, pp 116–124
4. Brown R, Burns J, Devgan A (2003) Efficient techniques for gate leakage estimation. International Symposium on Low Power Electronics and Design (ISLPED), Proceedings, pp 100–103
5. Cao Y, Orhansky M, Sato T, Sylvester D, Hu C et al (2003) Spice up your MOSFET Modeling. IEEE Circuits Devices Mag 19(4):17–23
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Statistical leakage estimation of bounds on nanometric CMOS circuits;2009 4th International Conference on Design & Technology of Integrated Systems in Nanoscal Era;2009-04
2. A PVT aware accurate statistical logic library for high-κ metal-gate nano-CMOS;2009 10th International Symposium on Quality Electronic Design;2009-03