Author:
Bonhomme Yannick,Girard Patrick,Guiller Loïs,Landrault Christian,Pravossoudovitch Serge,Virazel Arnaud
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference39 articles.
1. Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, “ Gated Clock Scheme for Low Power Scan Testing of Logic ICs or Embedded Cores”, IEEE Asian Test Symp., pp. 253–258, 2001.
2. Y. Bonhomme, P. Girard, C. Landrault, and S. Pravossoudovitch, “Power Driven Chaining of Flip-flops in Scan Architectures,” IEEE Int. Test Conf., pp. 796–803, 2002.
3. F. Brglez and H. Fujiwara, “A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran,” IEEE Int. Symp. on Circuits and Systems, pp. 663–698, 1985.
4. F. Brglez, D. Bryant, and K. Kozminski, “Combinational Profiles of Sequential Benchmark Circuits,” IEEE Int. Symp. on Circuits and Systems, pp. 1929–1934, 1989.
5. M.L. Bushnell and V.D. Agrawal, “Essentials of Electronic Testing,” Kluwer Academic Publishers, 2000.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Output gating performance overhead elimination for scan test;International Journal of Electronics;2014-11-21
2. Efficient partial scan cell gating for low-power scan-based testing;ACM Transactions on Design Automation of Electronic Systems;2009-03
3. Low Power Testing;Design and Test Technology for Dependable Systems-on-Chip