Author:
Gao Yukun,Zhang Tengteng,Pokharel Punj,Chakraborty Swati,Walker D. M. H.
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference16 articles.
1. Abadir MS, Reghbati HK (1983) Functional testing of semiconductor random access memories. ACM Comput Sur (CSUR) 15(3):175–198
2. Banga M, Rahagude N, Hsiao MS (2011) “Design-for-test methodology for non-scan at-speed testing,” Proc Design Automation Test in Europe Conference Exhibition (DATE), pp. 1–6
3. Belete D, Razdan A, Schwarz W, Raina R, Hawkins C, Morehead J (2002) “Use of DFT techniques in speed grading a 1 GHz + microprocessor,” Proc IEEE International Test Conference pp. 1111–1119
4. Bian K, Walker DMH, Khatri SP, Lahiri S (2013) “Mixed structuralfunctional path delay test generation and compaction,” IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) pp. 7–12
5. Crouch AL, McKeown JL, Shepard CG (1999) “Multiple BIST controllers for testing multiple embedded memory arrays,” US Patent 5,995,731