1. Baker RJ, Li HW, Boyce DE (1998) CMOS circuit design, layout and simulation. Wiley, New York
2. Dally WJ, Poulton JW (1998) Digital systems engineering. Cambridge University Press, Cambridge
3. DDR2 SDRAM specification (2006). In: JEDEC JESD79-2C. JEDEC Solid State Technology Association
4. Huang CC, Oh KS, Rajan S (2001) The interconnect design and analysis of RAMBUS memory channel. In: Proceedings of ASME IPACK2001, IPACK2001-15531
5. Jia C, Milor L (2009) A DLL design for testing I/O setup and hold times. IEEE Trans Very Large Scale Integr (VLSI) Syst 17(11):1579–1592