1. Chang H-M, Cheng K-T (2009) TAC: Testing time reduction for digitally-calibrated designs. In: Proc. of 15th IEEE international mixed-signals, sensors, and systems test workshop (IMS3TW), June 2009
2. Chang H-M, Lin M-S, Cheng K-T (2008) Digitally-assisted analog/RF testing for mixed-signal SoCs. In: Proc of Asian Test Symp (ATS), Nov. 2008
3. Chang H-M, Chen C-H, Lin K-Y, Cheng K-T (2009) Calibration and testing time reduction techniques for a digitally-calibrated pipelined ADC. In: Proc of VLSI Test Symp (VTS), May 2009
4. Chang H-M, Lin K-Y, Chen C-H, Cheng K-T (2009) A built-in self calibration scheme for pipelined ADCs. In: Proc of 10th Intl Symp Of Quality Electronics Design (ISQED), March 2009
5. Chiu Y (2008) Recent advances in digital-domain background calibration techniques for multistep analog-to-digital converters. In: Proc of 9th IEEE international conference on solid-state and integrated-circuit technology (ICSICT’08), Beijing, 2008