1. Akasaka Y (1986) Three-dimensional IC trends. Proc IEEE 74(12):1703–1714
2. Alam SM, Troxel DE, Thompson CV (2004) Circuit and system level tools for thermal-aware reliability assessments of IC designs. Tech rep
3. Andry P, Sakuma K, Dang B, Maria J, Tsang C, Patel C, Wright S, Webb B, Sprogis E, Kang S, Polastre R, Horton R, Knickerbocker J (2007) 3D chip stacking technology with low-volume lead-free interconnections. In: Proceedings of 57th electronic components and technology conference, 2007. ECTC ’07, pp 627–632
4. Davis W, Wilson J, Mick S, Xu J, Hua H, Mineo C, Sule A, Steer M, Franzon P (2005) Demystifying 3D ICs: the pros and cons of going vertical. IEEE Des Test Comput 22(6):498–510
5. International Technology Roadmap for Semiconductors. http://public.itrs.net/