1. G. Devarayanadurg, and M. Soma, “Analytical Fault Modeling and Static Test Generation for Analog ICs,” Proceedings of IEEE/ACM International Conference on Computer-Aided Design, pp. 44–47, 1994.
2. Y.-C. Jenq, “Digital Spectra of Nonuniformly Sampled Signals: Fundamentals and High-Speed Waveform Digitizers,” IEEE Transaction on Instrumentation and Measurement, vol. 37, no. 2, pp. 245–251, 1988.
3. T. Koskinen, and P.Y.K. Cheung, “Hierarchical Tolerance Analysis using Statistical Behavioral Models,” IEEE Transactions on CAD, vol. 15, no. 5, pp. 506–516, 1996.
4. K. Krishna, and S. Director, “The Linearized Performance Penalty (LPP) Method for Optimization of Parametric Yield and Its Reliability,” IEEE Transaction on CAD of Integrated Circuits and Systems, pp. 1557–1568, 1995.
5. Y.V. Malyshenko, “Functional Fault Models for Analog Circuits,” IEEE Design & Test of Computers, pp. 80–85, 1998.