Calculational derivation of a counter with bounded response time and bounded power dissipation-Reference-Cited by-同舟云学术

Calculational derivation of a counter with bounded response time and bounded power dissipation

Published:1995-03 Issue:3 Volume:8 Page:143-149
ISSN:0178-2770
Container-title:Distributed Computing
language:en
Short-container-title:Distrib Comput

Author:

Kessels Joep L. W.

Publisher

Springer Science and Business Media LLC

Subject

Computational Theory and Mathematics,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science

Link

http://link.springer.com/content/pdf/10.1007/BF02242716.pdf

Reference16 articles.

1. van Berkel CH, Kessels JLW, Roncken ME, Saeijs RWJJ, Schalij FP: The VLSI-programming language Tangram and its translation into handshake circuits. Proc Eur Conf on Design Automation, Amsterdam 1991, pp 384–389

2. van Berkel CH: VLSI programming of a modulo-N counter with constant response time and constant power. Proc Working Conference on Asynchronous Design Methodologies, Manchester 1993

3. Dijkstra EW: A discipline of programming. Series in Automatic Computation, Prentice-Hall, Englewood Cliffs, NY 1976

4. Dijkstra EW, Scholten CS: Predicate calculus and program semantics. Texts and Monographs in Computer Science, Springer, Berlin Heidelberg, New York, 1989

5. Ebergen JC, Peeters AMG: Modulo-N counters: design and analysis of delay insensitive circuits. Proc 2nd Workshop on Designing Correct Circuits, Lyngby 1992, pp 27–46

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Loadable Kessels Counter;2018 24th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC);2018-05

2. Designing asynchronous standby circuits for a low-power pager;Proceedings of the IEEE;1999

3. Applications of asynchronous circuits;Proceedings of the IEEE;1999

4. Formal derivation of a loadable asynchronous counter;Lecture Notes in Computer Science;1998

5. VLSI Programming of Asynchronous Circuits for Low Power;Asynchronous Digital Circuit Design;1995