Author:
Rothman Jeffrey B.,Smith Alan Jay
Publisher
Springer Berlin Heidelberg
Reference38 articles.
1. Craig Anderson and Jean-Loup Baer. Design and Evaluation of a Subblock Cache Coherence Protocol for Bus-Based Multiprocessors. Technical Report TR-94-05-02, University of Washington, May 1994.
2. Craig Anderson and Jean-Loup Baer. Two Techniques for Improving Performance on Bus-based Multiprocessors. In Proc. First IEEE Symposium on High-Performance Computer Architecture, pages 264–275, Raleigh, NC, January 22–25 1995.
3. J. K. Archibald. A cache coherence approach for large multiprocessor systems. Proc. 2nd International Conference on Supercomputing, pages 337–345, July 1988.
4. William J. Bolosky and Michael L. Scott. False Sharing and its Effect on Shared Memory Performance. In Proc. USENIX Symposium on Experiences with Distributed and Multiprocessor Systems, pages 57–71, San Diego, CA, September 22–23 1993.
5. Yung-Syau Chen and Michel Dubois. Cache Protocols with Partial Block Invalidations. In Proc. Seventh International Parallel Processing Symposium, pages 16–23, Newport, CA, April 13–16 1993.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Protozoa;ACM SIGARCH Computer Architecture News;2013-06-26
2. Protozoa;Proceedings of the 40th Annual International Symposium on Computer Architecture;2013-06-23