1. Ahmed, I., & Johns, D. A. (2005). A 50-ms/s (35 mw) to 1-ks/s (15/spl mu/w) power scaleable 10-bit pipelined adc using rapid power-on opamps and minimal bias current variation. IEEE Journal of Solid-State Circuits, 40(12), 2446–2455.
2. Anderson, M., Norling, K., Dreyfert, A., Yuan, J. (2005). A reconfigurable pipelined adc in 0.18/spl mu/m cmos. In: Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005., pp. 326–329. IEEE.
3. Cho, M.C., Yoon, Y.G., Cho, S. (2009). Design of highly programmable bio-impedance measurement IC in 0.18 μm cmos. In: 2009 International SoC Design Conference (ISOCC), pp. 79–82. IEEE.
4. Cui, Z.Y., Piao, H.L., Kim, N.S. (2009). A 10-bit currentsteering dac in 0.35-μm cmos process. Transactions On Electrical And Electronic Materials 10(2).
5. Garg, S., & Niranjan, V. (2015). Dtmos transistor with self-cascode subcircuit for achieving high bandwidth in analog applications. International Journal of Computer Applications, 975, 8887.