1. Moore, G.E.: Cramming more components onto integrated circuits. Electronics. 38(8): 114–117, ed, (1965)
2. Haron, N.Z., Hamdioui, S.: Why is CMOS scaling coming to an END?, in 2008 3rd International Design and Test Workshop, pp. 98–103, (2008)
3. Ghani, T., Mistry, K., Packan, P., Thompson, S., Stettler, M., Tyagi, S., et al.: Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors, in VLSI Technology, 2000. Digest of Technical Papers. 2000 Symposium on, 2000, pp. 174–175
4. Taheri, M., Akbar, R., Safaei, F., Moaiyeri, M.H.: Comparative analysis of adiabatic full adder cells in CNFET technology. Engineering Science and Technology, JESTECH. 19, 2119–2128 (2016)
5. Snider, G.L., Orlov, A.O., Amlani, I., Zuo, X., Bernstein, G., Lent, C., et al.: Quantum-dot cellular automata. J. Vac. Sci. Technol. A. 17, 1394–1398 (1999)