1. Baker, R.J.: CMOS Circuit Design, Layout, and Simulation. 2nd edition, pp.181-182, IEEE Press (2005)
2. Wolf, S.: Silicon Processing for the VLSI Era. Vol. 3: The submicron MOSFET, pp. 307, Lattice Press (1995)
3. Chen, M.L., Leung, C.W., Cochran, W.T., Harney, R., Maury, A. and Hey, H.P.W.: A high performance submicron CMOS process with self-aligned channel-stop and punch through implants (Twin-Tub V), IEDM Tech. Dig., 256-259 (1986)
4. Lai, S., Lowrey, T.: OUM-A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications. IEDM Tech. Dig., 803-806 (2001)
5. Lai, S.: Current status of the phase change memory and its future. IEDM Tech. Dig., 255-258 (2003)