Author:
Topol Anna W.,Koester Steven J.,La Tulipe Douglas C.,Young Albert M.
Reference37 articles.
1. Moore G (1965) Cramming more components onto integrated circuits. Electronics 38(8):114–117
2. IBM press release (2007) IBM moves Moore's law into the third-dimension
http://www-03.ibm.com/press/us/en/pressrelease/21350.wss
3. Guarini K, Wong, H-SP (2004) Wafer bonding for high performance logic applications. In: Alexe M, Goesele U (eds) Wafer bonding: applications and technology. Springer-Verlag, Berlin, pp 157–160
4. http://www.techsearchinc.com
/ (2007) In: Through Silicon Via Technology: The Ultimate Market for 3D Interconnect. TechSearch International Report
5. http://www.sematech.org/research/3D
/
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Optimization of the CMP process for direct wafer-to-wafer oxide bonding;2023 IEEE 25th Electronics Packaging Technology Conference (EPTC);2023-12-05
2. Analysis of GaAs FinFET Based Biosensor with Under Gate Cavity;2023 2nd International Conference on Paradigm Shifts in Communications Embedded Systems, Machine Learning and Signal Processing (PCEMS);2023-04-05
3. Material effect on thermal stress of annular-trench-isolated through silicon via (TSV);Japanese Journal of Applied Physics;2020-04-27
4. Residual stress investigation of via-last through-silicon via by polarized Raman spectroscopy measurement and finite element simulation;Japanese Journal of Applied Physics;2018-05-30
5. Energy effective 3D stacked hybrid NEMFET-CMOS caches;Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale Architectures - NANOARCH '14;2014