Author:
Choi Jung Hyun,Bampi Sergio
Reference10 articles.
1. Aita, A.L.; Bampi, S. “Design of Mixed Digital-Analog Circuits on a Digital Sea-ofTransistors”, In: International Symposium on Circuits and Systems, Hong Kong. Proceedings…, ISCAS, 1997, p. 2028–2031.
2. Galup Montoro, C.; Schneider, M.C.; Loss, I.J.B. “Series-Parallel Association of FET’s for High Gain and High Frequency Applications”, IEEE Journal of Solid-State Circuits, v. 29, n. 9, Sept. 1994, p. 1094–1101.
3. Ricco, B. “Effects of Channel Geometries on FET Output Conductance in Saturation”, IEEE Electron Device Letters, vol. EDL-5, Sept. 1984, p. 353–356.
4. Mikoshiba, H. 1/f Noise in n-Channel Silicon-Gate MOS transistors, IEEE Transaction Electron Devices, Vol. ED-29, June 1982, p. 965–970.
5. Bertails, J. C. Low-Frequency Noise Considerations for MOS Amplifiers Design, IEEE Journal of Solid-State Circuits, Vol. SC-14, No. 4, Aug. 1979, p. 773–776.