1. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Addison Wesley Publishing Company, 1993.
2. C. F. Hill, “Definitions of noise margins in logic systems,” Mullard Tech. Commun. 89,239–245, Sept. 1967.
3. C. F. Hill, “Noise margin and noise immunity in logic circuits,” Microelectronics 1 (5),16–21, 1968.
4. J. R. Hauser, “Noise margin criteria for digital logic circuits,” IEEE Trans Edu. 36 (4),363–368, 1993.
5. J. S. Yuan and L. Yang, “Teaching digital noise and noise margin issues in engineering education,” IEEE Trans Edu. 48 (1), 162–168, 2005.