1. Lau, R.Y.W.: “Proposal for an Information Model for EDIF”, Technical Report # UMCS–91–6–2, Dept. Computer Science, University of Manchester, U.K., 1991.
2. Marshall, M.A.J., Kahn, H.: “A Structural Information Model of VHDL”, in Mermet, J., (ed.), “VHDL for simulation, Synthesis and Formal Proofs of Hardware”, Kluwer Academic Publisher, 1992.
3. Knapp, D. W., Parker, A. C.: “A unified Representation for Design Information”, Computer Hardware Description Languages and their Applications, IFIP, Elsevier, 1985.
4. Wu, A.C.-H., Hadley, T.S., Gajski, D.D.: “An efficient Multi-view Design Model for Real Time Interactive Synthesis”, Proc. ICCAD, 1992.
5. CFI: “Design Representation, Electrical Connectivity Information Model and Programming Interface”, CAD Framework Initiative Inc., Version 0. 9. 4–071092, 1992.