1. A.M. Wahba, D. Borrione. Connection Error Location in Combinational Circuits. Proc. European Design & Test Conference, Paris, March 17–20, 1997, pp.235–241.
2. P.Y. Chung, Y.M. Wang, I.N. Hajj. Diagnosis and Correction of Logic Design Errors in Digital Circuits. ACM/IEEE Design Automation Conference, pp. 503–508, 1993.
3. I. Pomeranz, S.M. Reddy. On Error Correcting in Macro-based Circuits. Proceedings. of ICCAD, pp. 568–575, 1994.
4. A.M. Wahba, D. Borrione. A Method for Automatic Design Error Location and Correction in Combinational Logic Circuits. J. of Electronic Testing: Theory and Applications 8, 1996, pp. 113–127.
5. R. Ubar, D. Borrione. Single Gate Design Error Diagnosis in Combinational Circuits. Proc. Estonian Acad. Sci. Engng., 1999, 5, 1, 3–21.