1. M. K. Mayes, S.W. Chin “All Verilog Mixed-Signal Simulator with Analog Behavioral and Noise Models” IEEE Symposium on VLSI Circuits Digest of Technical Papers, 1996.
2. J. Dabrowski, A. Pulka. “Discrete approach to PWL analog modeling in VHDL environment”. Analog Integrated Circuits and Signal Processing International Joumal. Vol. 16, Num. 2, June 1998.
3. An-Chang Deng, “Transistor-level, event-driven simulation proves effective for mixed-signal design”, Computer Design, suppl. Guide to analog and Mixed-Signal Design, pp. 32–33, December 1997.
4. D. Overhauser, R. Saleh “Evaluating Mixed-Signal Simulators”. Proc. IEEE Custom Integrated Circuits Conference, pp. 7.1.1–7. 1. 8. 1995
5. M. Zwolinski, C. Garagate, Z. Mrcarica, T. J. Kazmierski, A. D. Brown. “Anatomy of a simulation backplane” IEE Proceedings on Computer and Digital Techniques. Vol. 1142, iss. 6. Pp. 377–385. November 1995.