Author:
Ninos C.,Vergos H. T.,Nikolos D.
Reference16 articles.
1. S. J. E. Wilton and N. P. Jouppi, “CACTI: An Enhanced Cache Access and Cycle Time model.”, IEEE Journal of Solid–State Circuits, Vol. 31, No. 5, pp. 677–688, May 1996.
2. A. J. Smith, “Cache Memories”, ACM Computing Surveys, Vol. 14, no.3, pp. 473530, September 1982.
3. H. S. Stone, High Performance Computer Architecture, Addison-Wesley, October 1987.
4. Przybylski S. A., Cache and Memory Hierarchy Design, Morgan Kaufmann Publishers Inc., 1990.
5. N. P. Jouppi and S. J. E. Wilton, “Tradeoffs in Two-Level On-chip Caching”, Proc. of the 215` Int. Symp. on Computer Architecture, pp. 34 — 45, April 1994.