1. P. Hasler, P. D. Smith, D. Graham, R. Ellis, and D. V. Anderson, “Analog Floating-Gate, On-Chip Auditory Sensing System Interfaces,” in IEEE J. Sensors, vol. 5, no. 5, pp.1027–1034, Oct. 2005.
2. M. Ogawa, K. Ito, and T. Shibata, “A general-purpose vector-quantization processor employing two-dimensional bit-propagating winner-take-all,” in Symposium on VLSI Circuits, pp.244–247, 13–15 June 2002.
3. M. Bracco, S. Ridella, and R. Zunino, “Digital Implementation of Hierarchical Vector Quantization,” in IEEE Trans. Neural Networks, vol. 14, no. 5, pp.1072–1084, Sep. 2003.
4. G. Cauwenberghs and V. Pedron, “A low-power CMOS analog vector quantizer,” in IEEE J. Solid-State Circuits, vol. 32, no. 8, pp. 1278–1283, Aug. 1997.
5. P. Hasler, P. Smith, C. Duffy, C. Gordon, J. Dugger, D. Anderson, “A floating-gate vector-quantizer,” in Midwest Symposium on Circuits and Systems, Vol.1,4–7, Aug. 2002, pp. I-196–9.