1. C. Bobda and N. Steenbock. Singular value decomposition on distributed reconfigurable systems. In 12th IEEE International Workshop On Rapid System Prototyping(RSP’01), Monterey California. IEEE Computer Society, 2001.
2. T. J. Callahan, P. Chong, A. Dehon, and J. Wawrzynek. Fast module mapping and placement for datapaths in fpgas. In International Symposium on Field Programmable Gate Arrays(FPGA 98),pages 123 —132, Monterey, California, 1998. ACM/SIGDA.
3. J. M. P. Cardoso and H. C. Neto. An enhance static-list scheduling algorithm for temporal partitioning onto rpus. In IFIP TCIO WG10.5 10 Int. Conf on Very Large Scale Integration(VLSI’99),pages 485 —496, Lisboa, Portugal, 1999. IFIP.
4. D. Chang and M. Marek-Sadowska. Partitioning sequential circuits on dynamicaly reconfigurable fpgas. In International Symposium on Field Programmable Gate Arrays(FPGA 98),pages 161–167, Monterey, California, 1998. ACM/SIGDA.
5. Ejnioui and N. Ranganathan. Circuit scheduling on time-multiplexed fpgas.