1. Abramovici, M.; Breuer, M. A.; Friedman, A. D.: Digital Systems Testing and Testable Design. IEEE Press, 1990
2. Agarwal, V. K.: Easily Testable PLA Design. In VLSI Testing, T. W. Williams ( Editor ), North-Holland, 1986
3. Ballew, W. D.; Streb, L. M.: Board-Level Boundary Scan: Regaining Observability with an Additional IC. In IEEE Transactions on Computer-Aided Design, Vol. 11, No. 1, S. 68–75, 1992
4. Bolchini, C.; Salice, F.; Sciuto, D.: A Novel Methodology for Designing TSC Networks based on the Parity Bit Code. EDandTC’97,1997
5. Cirit, M. A.: Switch Level Random Pattern Testability Analysis. 25th ACM/IEEE Design Automation Conference, S. 587–590, 1988