1. Kalavade A, Knoblock J, Micca E, Moturi M, Nicol CJ, O’Neill JH, Othmer J, Sackinger E, Singh KJ, Sweet J, Terman CJ, Williams J (2000). A single-chip, 1.6 billion, 16-b MAC/s multiprocessor DSP. IEEE Journal of Solid-State Circuits, 35(3), pp. 412–423.
2. Hennessy JL, Patterson D (2003). Computer Architecture: A Quantitative Approach. Third Edition, San Mateo. CA: Morgan Kaufmann.
3. Intel XscaleTM (2000). Core: Developer’s Manual, December (2000). URL:
http://developer.intel.com
.
4. Intel Pentium 4 and Intel Xeon Processor Optimization: Reference ManualTM. Reference Manual. URL:
http://developer.intel.com
.
5. Cantin JF, Hill MD (2000). Cache performance of the SPEC CPU2000 benchmarks. URL:
http://www.cs.wisc.edu/multifacet/misc/spec2000cachedata
/.