Author:
Itoh Kiyoo,Horiguchi Masashi,Tanaka Hitoshi
Reference37 articles.
1. T. Mano, J. Yamada, J. Inoue and S. Nakajima, “Submicron VLSI memory circuits,” in ISSCC Dig. Tech. Papers, Feb. 1983, pp. 234–235.
2. K. Itoh, R. Hori, J. Etoh, S. Asai, N. Hashimoto, K. Yagi and H. Sunami, “An experimental 1Mb DRAM with on-chip voltage limiter,” in ISSCC Dig. Tech. Papers, Feb. 1984, pp. 282–283.
3. M. Takada, T. Takeshima, M. Sakamoto, T. Shimizu, H. Abiko, T. Katoh, M. Kikuchi, S. Takahashi, Y. Sato and Y. Inoue, “A 4Mb DRAM with half internal-voltage bitline precharge,” in ISSCC Dig. Tech. Papers, Feb. 1986, pp. 270–271.
4. T. Furuyama, T. Ohsawa, Y. Watanabe, H. Ishiuchi, T. Watanabe, T. Tanaka, K.Natori and O. Ozawa, “An experimental 4-Mbit CMOS DRAM,” IEEE J. Solid-State Circuits, vol. SC-21, pp.605–611, Oct. 1986.
5. M. Horiguchi, M. Aoki, H. Tanaka, J. Etoh, Y. Nakagome, S. Ikenaga, Y. Kawamoto and K. Itoh, “Dual-operating-voltage scheme for a single 5-V 16-Mbit DRAM,” in IEEE J. Solid-State Circuits, Oct. 1988, pp. 1128–1132.