Author:
Itoh Kiyoo,Horiguchi Masashi,Tanaka Hitoshi
Reference26 articles.
1. D.-S. Min, S. Cho, D. S. Jun, D.-J. Lee, Y. Seok and D. Chin, “Temperature-compensation circuit techniques for high-density CMOS DRAM’s,” IEEE J. Solid-State Circuits, vol. 27, pp. 626–631, Apr. 1992.
2. K. Itoh, VLSI Memory Design (Baifukan, Tokyo 1994) (in Japanese).
3. S.-M. Yoo, E. Haq, S.-H. Lee, Y.-H. Choi, S.-I.-Cho, N.-S. Kang and D. Chin, “Variable Vcc design techniques for battery-operated DRAM’s,” IEEE J. Solid-State Circuits, vol. 28, pp. 499–503, Apr. 1993.
4. H. Hidaka, , K. Arimoto, K. Hirayama, M. Hayashikoshi, M. Asakura, M. Tsukude, T. Oishi, S. Kawai, K. Suma, Y. Konishi, K. Tanaka, W. Wakamiya, Y. Ohno and K. Fujishima, “A 34-ns 16-Mb DRAM with controllable voltage down-converter,” IEEE J. Solid-State Circuits, vol. 27, pp. 1020–1027, July 1992.
5. P. R. Gray, P. J. Hurst, S. H. Lewis and R. G. Meyer, Analysis and design of analog integrated circuits, 4th ed. (John Wiley, New York 2001), Chap. 4.